direkt zum Inhalt springen

direkt zum Hauptnavigationsmenü

Sie sind hier

TU Berlin

Inhalt des Dokuments

Willkommen beim Fachgebiet Software and Embedded Systems Engineering



Übersicht Veranstaltungen im Sommersemester 2022 jetzt online

Ab sofort finden Sie hier [2]eine Übersicht über unsere Veranstaltungen im kommenden Sommersemester.


  • Qualitätssicherung für eingebettete Systeme
  • Software-Engineering für eingebettete Systeme
  • Entwurf und Synthese eingebetteter Systeme

Aktuelle Veröffentlichungen

Intelligent Task Mapping using Machine Learning
Zitatschlüssel tetzlaff10CiSE
Autor Dirk Tetzlaff and Sabine Glesner
Buchtitel Proceedings of the 2010 International Conference on Computational Intelligence and Software Engineering (CiSE 2010)
Jahr 2010
ISBN 978-1-4244-5392-4
DOI http://doi.ieeecomputersociety.org/10.1109/CISE.2010.5677019
Adresse Wuhan, China
Verlag IEEE Computer Society
Zusammenfassung Task scheduling and task allocation, which are vital parts of mapping parallel programs to concurrent architectures, must take into account the interprocessor communication, whose overheads have emerged as the major performance limitation in parallel applications. Furthermore, its power consumption is an important research focus which must be addressed. Finding an optimal solution requires information about the runtime behavior, which is not known at compile time. Moreover, the computational complexity leads to heuristic approaches based on conservative assumptions that are unable to exploit all of the program's optimization potential. In this paper, we propose a novel approach to automatically generate architecture- and application-specific heuristics for power- and communication-aware task mapping using machine learning techniques to predict how programs behave at runtime. The key advantage of machine learning techniques is their ability to find relevant information in a high-dimensional space. This yields more precise heuristics than those based on pure static assumptions, as our experimental results show. Because learning is done in an off-line training phase once per architecture, the compile time itself is not extended as in other heuristic approaches like genetic or evolutionary algorithms.
Link zur Originalpublikation [3] Download Bibtex Eintrag [4]

Prof. Dr. Sabine Glesner


Johanna Bohlen
Raum TEL 1006
Tel.: +49 30 314-78865
Fax: +49 30 314-78866
E-Mail-Anfrage [6]
Mo, Di, Mi, Do
10:30 - 12:30 Uhr


Technische Universität Berlin
Fachgebiet Software and
Embedded Systems Engineering
Sekr. TEL 12-4
Ernst-Reuter-Platz 7
10587 Berlin
------ Links: ------

Zusatzinformationen / Extras


Schnellnavigation zur Seite über Nummerneingabe

Copyright TU Berlin 2008